Sign in

Formal Verification of Arithmetic Circuits by Function Extraction.

Cunxi YuWalter BrownDuo LiuAndré RossiMaciej J. Ciesielski
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2016)
Keyphrases
  • formal verification
  • model checking
  • automated verification
  • model checker
  • bounded model checking
  • program slicing
  • high speed
  • automatic extraction
  • arithmetic operations