Login / Signup
Assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs.
Jin-Tai Yan
Zhi-Wei Chen
Published in:
ACM Great Lakes Symposium on VLSI (2013)
Keyphrases
</>
duty cycle
power system
objective function
artificial neural networks
power consumption
data sets
high speed
wireless networks
production system
high voltage