Sign in
FPGA power reduction by guarded evaluation considering physical information.
Chirag Ravishankar
Andrew A. Kennings
Jason Helge Anderson
Published in:
VLSI-SoC (2012)
Keyphrases
</>
power reduction
power consumption
real time
fine grained
image processing
low cost
communication networks