Login / Signup
Double-rail encoded self-timed adder with matched delays.
Alaaeldin Amin
Feras Maadi
Published in:
ICECS (2003)
Keyphrases
</>
high speed
low power
high bandwidth
logic circuits
database
information retrieval
run length
databases
control system
learning algorithm
decision trees
image segmentation
mobile devices
general purpose
steady state
high density