Login / Signup
Embedding polynomial time memory mapping and routing algorithms on-chip to design configurable decoder architectures.
Saeed-ur Rehman
Awais Sani
Cyrille Chavet
Philippe Coussy
Published in:
ICASSP (2014)
Keyphrases
</>
routing algorithm
memory subsystem
memory management
shortest path
ad hoc networks
real time
computational complexity
low cost