Login / Signup
Memory accesses reordering for interconnect power reduction in sum-of-products computations.
Konstantinos Masselos
Spyros Theoharis
Panagiotis Merakos
Thanos Stouraitis
Costas E. Goutis
Published in:
IEEE Trans. Signal Process. (2002)
Keyphrases
</>
power dissipation
power reduction
power consumption
low power
high speed
multithreading
digital signal processing
energy efficiency
power saving
memory access
finite state machines
design methodology
random access
low cost
image processing
memory requirements
multi threaded
data streams