A New Single Event Transient Hardened Floating Gate Configurable Logic Circuit.

Sarah Azimi Corrado De Sio Weitao Yang Luca Sterpone

Published in: NEWCAS (2020)

Keyphrases

floating gate
circuit design
delay insensitive
digital circuits
data sets
logic synthesis
multiscale
support vector
routing protocol