Login / Signup
A Method to Generate Tests for Combinational Logic Circuits Using an Ultra-High-Speed Logic Simulator.
Fumiyasu Hirose
Koichiro Takayama
Nobuaki Kawato
Published in:
ITC (1988)
Keyphrases
</>
high speed
logic circuits
low power
real time
objective function
dynamic programming
similarity measure
regular expressions