Formal Verification of a SHA-1 Circuit Core Using ACL2.

Diana Toma Dominique Borrione

Published in: TPHOLs (2005)

Keyphrases

formal verification
model checking
model checker
automated verification
bounded model checking
high speed
symbolic model checking
program slicing
temporal logic
circuit design
natural language learning
analog vlsi
artificial intelligence
knowledge representation
functional verification