Login / Signup
-Jitter and -64dBc-Reference-Spur Ring-VCO-Based Type-I PLL Using a Current-Reuse Sampling Phase Detector in 28-nm CMOS.
Zunsong Yang
Yong Chen
Pui-In Mak
Rui Paulo Martins
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2021)
Keyphrases
</>
low cost
high speed
neural network
high resolution
detection algorithm
detection method
monte carlo
power consumption
low power
packet loss
cmos technology