Login / Signup
Measurements of the effect of jitter on the performance of clock retiming circuits for on-chip interconnects.
Naveen Kadayinti
Maryam Shojaei Baghini
Dinesh Kumar Sharma
Published in:
Microelectron. J. (2018)
Keyphrases
</>
power dissipation
high speed
power consumption
cmos technology
low power
analog vlsi
chip design
circuit design
packet loss
power reduction
parallel processing
random access memory
duty cycle
image processing
mixed signal
logic circuits
digital signal processing
lower cost
high density
signal processing