Login / Signup

FPGA acceleration of bit-true simulations for word-length optimization.

Javier HormigoGabriel Caffarena
Published in: ARITH (2021)
Keyphrases