Login / Signup

Low power logic synthesis under a general delay model.

Unni NarayananPeichen PanC. L. Liu
Published in: ISLPED (1998)
Keyphrases
  • low power
  • search algorithm
  • power consumption
  • high speed
  • image processing