Flip-flop sharing in standard scan path to enhance delay fault testing of sequential circuits.

Jason P. Hurst Nick Kanopoulos

Published in: Asian Test Symposium (1995)

Keyphrases

power dissipation
scan path
flip flops
power consumption
usability testing
high speed
fault diagnosis
low power
computer vision
pattern recognition
object recognition
cmos technology
levenshtein distance