A method of leakage reduction and slew-rate adjustment in 2×VDD output buffer for 28 nm CMOS technology and above.

Published in: ICICDT (2016)

Keyphrases