Login / Signup

Multiplier Design Addressing Area-Delay Trade-offs by using DSP and Logic resources on FPGAs.

Andreas BöttcherMartin Kumm
Published in: CoRR (2024)
Keyphrases
  • trade off
  • digital signal processing
  • high speed
  • digital circuits
  • web services
  • case study
  • user interface
  • engineering design
  • hardware implementation
  • design decisions
  • power dissipation
  • micron cmos