Login / Signup
Tutorial: Design of High-Speed Nano-Scale CMOS Mixed-Voltage Digital I/O Buffer With High Reliability to PVTL Variations.
Chua-Chin Wang
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2021)
Keyphrases
</>
high speed
high reliability
circuit design
nano scale
low cost
high precision
user interface
low power
design considerations
mixed signal
low voltage
sigma delta
cmos image sensor
charge coupled device
design process
real time
analog to digital converter
low overhead
cmos technology
video camera
input output
case study