Login / Signup

Static cache partitioning robustness analysis for embedded on-chip multi-processors.

Anca Mariana MolnosSorin Dan CotofanaMarc J. M. HeijligersJos T. J. van Eijndhoven
Published in: Conf. Computing Frontiers (2006)
Keyphrases
  • embedded processors
  • high speed
  • parallel algorithm
  • dynamic analysis
  • single chip
  • memory subsystem
  • data analysis
  • statistical analysis
  • high density
  • parallel computing