Login / Signup
Characterizing soft error vulnerability of cache coherence protocols for chip-multiprocessors.
Chuanlei Zheng
Shuai Wang
Published in:
DFT (2014)
Keyphrases
</>
error rate
low cost
high speed
multithreading
parallel implementation
real time
wireless sensor networks
error bounds
high density
programmable logic