Sign in
A sub-2W 10GBase-T analog front-end in 40nm CMOS process.
Tarun Gupta
Frank Yang
Dong Wang
Ali Tabatabaei
Ramesh Singh
Hesam Amir Aslanzadeh
Alireza Khalili
Saurabh Vats
Susan Arno
Sean Campeau
Published in:
ISSCC (2012)
Keyphrases
</>
back end
analog vlsi
analog circuits
signal processing
digital computer
computer vision
bayesian networks
multiscale
transmission electron microscopy
databases
neural network
artificial intelligence
circuit design
digital circuits