Login / Signup
Performance-driven register write inhibition in high-level synthesis under strict maximum-permissible clock latency range.
Keisuke Inoue
Mineo Kaneko
Published in:
ASP-DAC (2012)
Keyphrases
</>
high level synthesis
wide range
response time
bayesian networks
high speed
information systems
case study
parallel architecture