Login / Signup
A Three-Tier Assertion Technique for Spice Verification of Transistor Level Timing Analysis.
Savithri Sundareswaran
David T. Blaauw
Abhijit Dharchoudhury
Published in:
VLSI Design (1999)
Keyphrases
</>
computer vision
high speed
model checking
levels of abstraction
databases
image sequences
search algorithm
low power