Login / Signup
Fast and low overhead architectural transaction level modelling for large-scale network-on-chip simulation.
Mohammad Hosseinabady
José Luis Núñez-Yáñez
Published in:
IET Comput. Digit. Tech. (2012)
Keyphrases
</>
low overhead
network on chip
high reliability
network simulator
load balancing
simulation models
shared memory