Login / Signup

Low area pipelined circuits by multi-clock cycle paths and clock scheduling.

Bakhtiar Affendi RosdiAtsushi Takahashi
Published in: ASP-DAC (2006)
Keyphrases
  • high speed
  • power consumption
  • scheduling problem
  • duty cycle
  • real time
  • low power
  • genetic algorithm
  • delay insensitive