Login / Signup
Memory Defect Tolerance Architectures for Nanotechnologies.
Michael Nicolaidis
Lorena Anghel
Nadir Achouri
Published in:
J. Electron. Test. (2005)
Keyphrases
</>
memory management
memory hierarchy
memory usage
memory size
random access
computing power
main memory
digital signal processors
image processing
memory requirements
computer systems
hidden markov models
information retrieval
secondary storage
design methodologies
low memory
real world
neural architectures
data sets