Login / Signup
Design and Exploration of Negative Capacitance FETs for Energy Efficient SRAM based In-Memory XNOR/Input and Weight Product Operation for Deep Neural Networks.
Venu Birudu
Siva Sankar Yellampalli
Ramesh Vaddi
Published in:
iSES (2022)
Keyphrases
</>
energy efficient
neural network
wireless sensor networks
energy consumption
data aggregation
sensor networks
associative memory
response time
high speed
power consumption
data transmission
energy saving
multi core architecture