Login / Signup

Error rate estimation of a design implemented in an FPGA based on the operating conditions.

Marc Alexandre KacouFakhreddine GhaffariOlivier RomainBruno Condamin
Published in: EWDTS (2017)
Keyphrases
  • error rate
  • operating conditions
  • test set
  • estimation error
  • steady state
  • lower bound
  • fault diagnosis
  • control strategy
  • lower error rates
  • machine learning
  • training data
  • multi class