Login / Signup
Evaluation of a 32-bit Microprocessor with Built-in Concurrent Error-Detection.
Jiri Gaisler
Published in:
FTCS (1997)
Keyphrases
</>
error detection
error correction
magnetic tape
error recovery
data cleansing
error correcting
high speed
fault tolerance
response time
outlier detection
artificial intelligence
error resilient
instruction set architecture