Login / Signup
Performance analysis of geometric variations in circular double gate MOSFETs at sub-7nm technology nodes.
Kallepelli Sagar
Satish Maheshwaram
Vadthiya Narendar
Published in:
Microelectron. J. (2023)
Keyphrases
</>
nm technology
power consumption
low power
power dissipation
directed graph
geometric structure
shortest path
real time
high speed
geometric information
hough transform
network structure
graph structure
sensor networks
cmos technology
low voltage
image processing