VAIL: variation-aware issue logic and performance binning for processor yield and profit improvement.

Somnath Paul Swarup Bhunia

Published in: ISLPED (2010)

Keyphrases

high speed
parallel processing
decision making
significant improvement
logic programming
multi valued
return on investment
data sets
neural network
digital circuits
asynchronous circuits
random access memory