A novel sort error hardened 10T SRAM cells for low voltage operation.

In-Seok Jung Yong-Bin Kim Fabrizio Lombardi

Published in: MWSCAS (2012)

Keyphrases

low voltage
random access memory
power line
design considerations
cmos technology
leakage current
power management
power consumption
low power
response time
hardware and software
data transmission