Login / Signup

A heuristic algorithm for LUT-based FPGA technology mapping using the lower bound for DAG covering problem (abstract only).

Taiga TakataYusuke Matsunaga
Published in: FPGA (2010)
Keyphrases