An efficient hybrid synchronization technique for scalable multi-core instruction set simulations.

Bo-Han Zeng Ren-Song Tsay Ting-Chi Wang

Published in: ASP-DAC (2013)

Keyphrases

instruction set
floating point
computer architecture
embedded systems
level parallelism
low cost
application specific