Timing error mitigation in microprocessor cores.

Stefanos Valadimas Angela Arapoyanni Yiorgos Tsiatouhas

Published in: ICECS (2016)

Keyphrases

error rate
high speed
error bounds
circuit design
linear complexity
neural network
relative error
error free
data mining