Login / Signup

Techniques for power estimation and optimization at the logic level: A survey.

José MonteiroSrinivas Devadas
Published in: J. VLSI Signal Process. (1996)
Keyphrases