Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance.

Jeff Mueller Resve A. Saleh

Published in: VLSI Design (2008)

Keyphrases

high speed
weighted graph
edge detection
prefetching
edge information
data sets
neural network
multiscale
denoising
data distribution
edge map
power law
low latency