Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits.

Hiroaki Yoshida Masahiro Fujita

Published in: DATE (2008)

Keyphrases

high speed
objective function
real time
small sized
multiscale
vlsi circuits
delay insensitive
constrained problems
digital circuits
website
case study
information systems
artificial intelligence
information retrieval
data mining
logic synthesis
neural network