Login / Signup
Generation of I/O sequences for a high-level design from those in post-silicon for efficient post-silicon debugging.
Yeonbok Lee
Takeshi Matsumoto
Masahiro Fujita
Published in:
ICCD (2010)
Keyphrases
</>
high level
high speed
neural network
low level
low cost
design process
case study
user interface
hidden markov models
input output
efficient implementation
data structure
higher level
design principles