High-speed receivers for on-chip interconnections in deep-submicron process.

Hong-Yi Huang Shih-Lun Chen

Published in: ICECS (2002)

Keyphrases

high speed
low power
low cost
neural network
real time
end to end
high density
three dimensional
process model