An efficient bottom-up extraction approach to build accurate PLL behavioral models for SOC designs.

Published in: ACM Great Lakes Symposium on VLSI (2005)

Keyphrases