Login / Signup

Reducing the number of transistors in digital circuits using gate-level evolutionary design.

Zbysek GajdaLukás Sekanina
Published in: GECCO (2007)
Keyphrases
  • evolutionary design
  • digital circuits
  • np hard
  • particle swarm optimization
  • data flow