A 230MHz Half Bit Level Pipelined Multiplier Using True Single Phase Clocking.

Dinesh Somasekhar V. Visvanathan

Published in: VLSI Design (1993)

Keyphrases

single phase
input output
power electronics
artificial intelligence
evolutionary algorithm
rough sets
high speed
control algorithm
control method
active power filter