Login / Signup

A 12.5-Gb/s Parallel Phase Detection Clock and Data Recovery Circuit in 0.13-$muhbox m$CMOS.

Yusuke OhtomoKazuyoshi NishimuraMasafumi Nogawa
Published in: IEEE J. Solid State Circuits (2006)
Keyphrases