Structural test of programmed FPGA circuits.

Martin Rozkovec Ondrej Novák

Published in: DDECS (2009)

Keyphrases

high speed
structural information
real time
power reduction
genetic algorithm
case study
low cost
data sets
signal processing
structural features
built in self test