Login / Signup

Area-Delay-Energy Efficient VLSI Architecture for Scalable In-Place Computation of FFT on Real Data.

Basant K. MohantyPramod Kumar Meher
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2019)
Keyphrases