Login / Signup

An approach for multilevel logic cell optimization in module generators.

Peter PoechmuellerManfred Glesner
Published in: Great Lakes Symposium on VLSI (1991)
Keyphrases