Login / Signup

Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects.

Chittarsu RaghunandanK. S. SainarayananM. B. Srinivas
Published in: ISQED (2008)
Keyphrases
  • coding scheme
  • high speed
  • bitstream
  • coding method
  • transform coding
  • long term
  • error resilient
  • power dissipation
  • joint source channel