Login / Signup
MIXS: A mixed level simulator for large digital system logic verification.
Tohru Sasaki
Akihiko Yamada
Shunichi Kato
Terufumi Nakazawa
Kyoji Tomita
Nobuyoshi Nomizu
Published in:
DAC (1980)
Keyphrases
</>
asynchronous circuits
levels of abstraction
logic programming
model checking
database
genetic algorithm
image processing
clustering algorithm
temporal logic
modal logic
simulation model
simulation environment
formal methods
multi valued
model checker