Login / Signup
An energy efficient cache design using spin torque transfer (STT) RAM.
Mitchelle Rasquinha
Dhruv Choudhary
Subho Chatterjee
Saibal Mukhopadhyay
Sudhakar Yalamanchili
Published in:
ISLPED (2010)
Keyphrases
</>
query processing
user interface
wireless sensor networks
design principles
memory hierarchy
neural network
case study