Login / Signup
Multi-Level Optimization for Large Fan-In Optical Logic Circuits Using Integrated Nanophotonics.
Takumi Egawa
Tohru Ishihara
Hidetoshi Onodera
Akihiko Shinya
Shota Kita
Kengo Nozaki
Kenta Takata
Masaya Notomi
Published in:
ICRC (2018)
Keyphrases
</>
logic circuits
nano scale
low power
optimization algorithm
optimization problems
gate array
pattern recognition
logic synthesis
enabling technologies
tunnel diode
neural network
high speed
input output
power consumption
end to end